




FX505DU Block Diagram







For AMD request

For AMD request

<Variant Name>


PEGATRON Title MEM & PCIE I_F

REGISTRATION PROPRIETARY AND CONFIDENTIAL
B51-1103 RD Engineer:

Size C Project Name

Date: Tuesday, March 12, 2019 Sheet 7 of 72

Rev 1.1




R1.0 0526 BIOS request			
DP_BLOK	G15 ON_BLOK_R		
DP_DIGON	F15 ON_DIGON_R		
DP_VARY_B	L14 ON_VARY_R		
DP0_AUXP	D9	EDP_AUXP	45
DP0_AUXN	B9	EDP_AUXN	45
DP0_HPD	C10	eDP_HPD	45
DP1_AUXP	G11		
DP1_AUXN	F11		
DP1_HPD	G13 DP1_HPD	1	T0802
DP2_AUXP	H12	Not supported for FP5 Type 2 processor	
DP2_AUXN	K13		
DP2_HPD			
DP3_AUXP	J10		
DP3_AUXN	H10		
DP3_HPD	K8		
DP_STEREO5NC	K15 DP_STEREO5NC		
DP_STEREO5NC	F14		
DP_STEREO5NC	F15		
DP_STEREO5NC	F10		

Diagram illustrating the DP_STEREOSYNC signal line configuration:

- The signal line is connected to **+1.8V5** at the top and **GND** at the bottom.
- Resistor **R0824 (1K0hm)** is connected between the top supply and the signal line.
- Resistor **R0825 (1K0hm)** is connected between the signal line and the bottom supply.
- The signal line is labeled **DP_STEREOSYNC**.
- Labels on the right indicate: **PU for INTERNAL** and **PD for CUSTOMER**.

1. If the JTAG interface is used in a system, the TMS pin must be asserted a minimum of 10 ns before PWR_GOOD assertion and must be held in the high state a minimum of 10 ns after the assertion of PWR_GOOD.
2. After PWR_GOOD assertion, the SVC/SVD signals change from the Boot VID to the value programmed during device manufacturing and the appropriate protocol for the SVI interface.
3. RESET_L must remain asserted a minimum of 1 ms after PWR_GOOD assertion.



The schematic diagram illustrates the internal circuitry of the PEGATRON TITAN LCD module, specifically the three channel drivers and their connections to the LCD panel. The diagram is organized into three horizontal sections, each representing a different channel driver.


Top Section (Q0802A): This section shows the first channel driver, Q0802A (UM6K1NG1D7N). It is powered by a +1.8VS supply through a 100KOhm resistor (R0831) and a +3VS supply through a 10KOhm resistor (R0827). The driver's input is connected to the ON_BLON_R signal. The output of the driver is connected to the LCD_BKLTEN_PCH signal, which is also connected to the LCD_BKLTEN_PCH pin of the LCD panel.





Middle Section (Q0802B): This section shows the second channel driver, Q0802B (UM6K1NG1D7N). It is powered by a +1.8VS supply through a 100KOhm resistor (R0832) and a +3VS supply through a 10KOhm resistor (R0833). The driver's input is connected to the ON_DIGON_R signal. The output of the driver is connected to the EDP_VDD_EN signal, which is also connected to the EDP_VDD_EN pin of the LCD panel.


Bottom Section (Q0804A): This section shows the third channel driver, Q0804A (UM6K1NG1D7N H-40AGP). It is powered by a +1.8VS supply through a 100KOhm resistor (R0836) and a +3VS supply through a 1KOhm resistor (R0837). The driver's input is connected to the ON_VARY_R signal. The output of the driver is connected to the LCD_BL_PWM_PCH signal, which is also connected to the LCD_BL_PWM_PCH pin of the LCD panel.

The diagram also includes various other components and signals, such as the LCD panel (LCD), the LCD panel pins (LCD_BKLTEN_PCH, EDP_VDD_EN, LCD_BL_PWM_PCH), and the LCD panel labels (LCD_BKLTEN_PCH, EDP_VDD_EN, LCD_BL_PWM_PCH). The diagram is labeled with "Variant Name" and "PEGATRON TITAN LCD" at the bottom.

HDT+ header










STRAP PINS




+1.8VSUS		+1.8VSUS	8,9,24,28,53,80,84
+1.8VS		+1.8VS	24,28,36,57,80,91
+3VSUS		+3VSUS	23,24,31,36,42,53,81,88,92,96

STRAP	FUNCTION	DEFINITION
SPI_CLK		1:USE 48MHZ CRYSTAL CLOCK AND GENERATE BOTH INTERNAL AND EXTERNAL CLOCKS(DEFAULT) 0:USE 100MHZ PCIE CLOCK AS REFERENCE CLOCK AND GENERATE INTERNAL CLOCKS ONLY
SYS_RST#		1:NORMAL RESET MODE(DEFAULT) 0:SHORT RESET MODE


<Variant Name>

PEGATRON		Title	STRAPS, SOCKET, HS
PEGATRON PROPRIETARY AND CONFIDENTIAL		Engineer:	Johnson Huang
Size B	Project Name FX505DU	Rev 1.1	
Date:	Tuesday, March 12, 2019	Sheet	12 of 72

M_CHA_DQ[0..63] 7



CON1701A		M_CHB_DQ[0..63]		7
152	RAS_n/A16	DQ63	M_CHB_DQ63	
156	CAS_n/A15	DQ62	M_CHB_DQ62	
151	WE_n/A14	DQ61	M_CHB_DQ61	
150		DQ60	M_CHB_DQ60	
119	A13	DQ59	M_CHB_DQ59	
140	A12	DQ58	M_CHB_DQ58	
146	A11	DQ57	M_CHB_DQ57	
121	A10/AP	DQ56	M_CHB_DQ56	
125	A9	DQ55	M_CHB_DQ55	
122	A8	DQ54	M_CHB_DQ54	
127	A7	DQ53	M_CHB_DQ53	
146	A6	DQ52	M_CHB_DQ52	
128	A5	DQ51	M_CHB_DQ51	
131	A4	DQ50	M_CHB_DQ50	
131	A3	DQ49	M_CHB_DQ49	
133	A2	DQ48	M_CHB_DQ48	
144	A1	DQ47	M_CHB_DQ47	
145	BA0	DQ46	M_CHB_DQ46	
150		DQ45	M_CHB_DQ45	
		DQ44	M_CHB_DQ44	
		DQ43	M_CHB_DQ43	
		DQ42	M_CHB_DQ42	
		DQ41	M_CHB_DQ41	
113	BG1	DQ40	M_CHB_DQ40	
115	BG0	DQ39	M_CHB_DQ39	
		DQ38	M_CHB_DQ38	
138		DQ37	M_CHB_DQ37	
140	CK1_V/NF	DQ36	M_CHB_DQ36	
137	CK1_L/NF	DQ35	M_CHB_DQ35	
139	CK0_T	DQ34	M_CHB_DQ34	
	CK0_C	DQ33	M_CHB_DQ33	
		DQ32	M_CHB_DQ32	
		DQ31	M_CHB_DQ31	
		DQ30	M_CHB_DQ30	
		DQ29	M_CHB_DQ29	
		DQ28	M_CHB_DQ28	
		DQ27	M_CHB_DQ27	
		DQ26	M_CHB_DQ26	
		DQ25	M_CHB_DQ25	
		DQ24	M_CHB_DQ24	
		DQ23	M_CHB_DQ23	
110	CKE1	DQ22	M_CHB_DQ22	
109	CKE0	DQ21	M_CHB_DQ21	
161	ODT0	DQ20	M_CHB_DQ20	
155		DQ19	M_CHB_DQ19	
		DQ18	M_CHB_DQ18	
		DQ17	M_CHB_DQ17	
		DQ16	M_CHB_DQ16	
		DQ15	M_CHB_DQ15	
		DQ14	M_CHB_DQ14	
		DQ13	M_CHB_DQ13	
		DQ12	M_CHB_DQ12	
		DQ11	M_CHB_DQ11	
		DQ10	M_CHB_DQ10	
		DQ09	M_CHB_DQ09	
		DQ08	M_CHB_DQ08	
		DQ07	M_CHB_DQ07	
		DQ06	M_CHB_DQ06	
		DQ05	M_CHB_DQ05	
		DQ04	M_CHB_DQ04	
		DQ03	M_CHB_DQ03	
		DQ02	M_CHB_DQ02	
		DQ01	M_CHB_DQ01	
		DQ00	M_CHB_DQ00	




+1.2V 57,83
 +1P2V_DUAL 57,83
 +0.6VS 57,83
 +2P5VPP 57,84
 +3VS 24,31,36,50,51,57,87,89,91,92,96

+1P2V_DUAL


NOTE:
Place those cap close to CH A DIMM

FX505 RF reserve @20180131



NOTE:
Place those cap close to CH B DIMM





FX505 RF reserve @20180131




CFL-H DDR4 SODIMM Decoupling


DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10 μ F (0603)	
		Placed on VTT plane close to DIMM	4x 1 μ F (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10 μ F (0603)	
		DIMM Pin side, 1 per DIMM	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	2x 0.1 μ F (0402)	
		Place close to DIMM	2x 2.2 μ F (0402)	






+1.8V_SPD +1.8V_SPI 30,44




PCH SMBus

EC
GPU




PCH



Thermal Policy







EC reset




33.Realtek RTL8111H



34. Transformer/RJ45



ALC233-VB2-CG CODEC




+AC_BAT_SYS


+AC_BAT_SYS

80,81,82,83,84,88,97




+AC_BAT_SYS





+AC_BAT_SYS








Title		
<Title>		
Size A	Document Number FX505DU	Rev 1.1
Date:	Tuesday, March 12, 2019	Sheet 38 of 72


+3VS  +3VS 24,31,36,50,51,57,87,89,91,92,96
 +3VSUS  +3VSUS 23,24,31,36,42,53,81,88,92,96
 +3VM_SPI  +3VM_SPI



HDMI





I2C slave address selection; Internal pull down
L: Default, Slave address 0x10-2F
H: Alternative slave address 0x90-9F; 0x00-DF
HDMI ID enable; Internal pull down
L: Default, HDMI ID enable
H: HDMI ID disable
EQ -- Receiver equalization setting; Internal pull up
L: Compensation for channel loss up to 13db
H: Default, compensation for channel loss up to 17db
M: Compensation for channel loss up to 11db
PRE -- Output preemphasis setting; Internal pull up
L: Pre-emphasis = 2.5db
H: Default, No Pre-emphasis







For GPU hot plug detection

For PCH trigger to GPU power on




20180102-1
Change CM Size to 0504
0ohm to 0402




HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible




CPU Thermal Sensor



CPU FAN




4Pins Fan Connector Pins Definition



Pin No.	Function
Pin 1	TACHO
Pin 2	GNA
Pin 3	PWM
Pin 4	+5V


GPU FAN




WLAN+BT

M.2 2230 KEY-E

WLAN bypass capacitors:



Place 10uF near WLAN power source side.
Place 0.1uF near pin 2,4,72,74





PIN54: BT_DIS

PIN56: WIFI_DIS

Standard M.2 Key E	LoP Signals	LoP Signals	Standard M.2 Key E
76	WAKE#	WAKE#	76
77	WAKE#	WAKE#	77
78	WAKE#	WAKE#	78
79	WAKE#	WAKE#	79
80	WAKE#	WAKE#	80
81	WAKE#	WAKE#	81
82	WAKE#	WAKE#	82
83	WAKE#	WAKE#	83
84	WAKE#	WAKE#	84
85	WAKE#	WAKE#	85
86	WAKE#	WAKE#	86
87	WAKE#	WAKE#	87
88	WAKE#	WAKE#	88
89	WAKE#	WAKE#	89
90	WAKE#	WAKE#	90
91	WAKE#	WAKE#	91
92	WAKE#	WAKE#	92
93	WAKE#	WAKE#	93
94	WAKE#	WAKE#	94
95	WAKE#	WAKE#	95
96	WAKE#	WAKE#	96
97	WAKE#	WAKE#	97
98	WAKE#	WAKE#	98
99	WAKE#	WAKE#	99
100	WAKE#	WAKE#	100
101	WAKE#	WAKE#	101
102	WAKE#	WAKE#	102
103	WAKE#	WAKE#	103
104	WAKE#	WAKE#	104
105	WAKE#	WAKE#	105
106	WAKE#	WAKE#	106
107	WAKE#	WAKE#	107
108	WAKE#	WAKE#	108
109	WAKE#	WAKE#	109
110	WAKE#	WAKE#	110
111	WAKE#	WAKE#	111
112	WAKE#	WAKE#	112
113	WAKE#	WAKE#	113
114	WAKE#	WAKE#	114
115	WAKE#	WAKE#	115
116	WAKE#	WAKE#	116
117	WAKE#	WAKE#	117
118	WAKE#	WAKE#	118
119	WAKE#	WAKE#	119
120	WAKE#	WAKE#	120
121	WAKE#	WAKE#	121
122	WAKE#	WAKE#	122
123	WAKE#	WAKE#	123
124	WAKE#	WAKE#	124
125	WAKE#	WAKE#	125
126	WAKE#	WAKE#	126
127	WAKE#	WAKE#	127
128	WAKE#	WAKE#	128
129	WAKE#	WAKE#	129
130	WAKE#	WAKE#	130
131	WAKE#	WAKE#	131
132	WAKE#	WAKE#	132
133	WAKE#	WAKE#	133
134	WAKE#	WAKE#	134
135	WAKE#	WAKE#	135
136	WAKE#	WAKE#	136
137	WAKE#	WAKE#	137
138	WAKE#	WAKE#	138
139	WAKE#	WAKE#	139
140	WAKE#	WAKE#	140
141	WAKE#	WAKE#	141
142	WAKE#	WAKE#	142
143	WAKE#	WAKE#	143
144	WAKE#	WAKE#	144
145	WAKE#	WAKE#	145
146	WAKE#	WAKE#	146
147	WAKE#	WAKE#	147
148	WAKE#	WAKE#	148
149	WAKE#	WAKE#	149
150	WAKE#	WAKE#	150
151	WAKE#	WAKE#	151
152	WAKE#	WAKE#	152
153	WAKE#	WAKE#	153
154	WAKE#	WAKE#	154
155	WAKE#	WAKE#	155
156	WAKE#	WAKE#	156
157	WAKE#	WAKE#	157
158	WAKE#	WAKE#	158
159	WAKE#	WAKE#	159
160	WAKE#	WAKE#	160
161	WAKE#	WAKE#	161
162	WAKE#	WAKE#	162
163	WAKE#	WAKE#	163
164	WAKE#	WAKE#	164
165	WAKE#	WAKE#	165
166	WAKE#	WAKE#	166
167	WAKE#	WAKE#	167
168	WAKE#	WAKE#	168
169	WAKE#	WAKE#	169
170	WAKE#	WAKE#	170
171	WAKE#	WAKE#	171
172	WAKE#	WAKE#	172
173	WAKE#	WAKE#	173
174	WAKE#	WAKE#	174
175	WAKE#	WAKE#	175
176	WAKE#	WAKE#	176
177	WAKE#	WAKE#	177
178	WAKE#	WAKE#	178
179	WAKE#	WAKE#	179
180	WAKE#	WAKE#	180
181	WAKE#	WAKE#	181
182	WAKE#	WAKE#	182
183	WAKE#	WAKE#	183
184	WAKE#	WAKE#	184
185	WAKE#	WAKE#	185
186	WAKE#	WAKE#	186
187	WAKE#	WAKE#	187
188	WAKE#	WAKE#	188
189	WAKE#	WAKE#	189
190	WAKE#	WAKE#	190
191	WAKE#	WAKE#	191
192	WAKE#	WAKE#	192
193	WAKE#	WAKE#	193
194	WAKE#	WAKE#	194
195	WAKE#	WAKE#	195
196	WAKE#	WAKE#	196
197	WAKE#	WAKE#	197
198	WAKE#	WAKE#	198
199	WAKE#	WAKE#	199
200	WAKE#	WAKE#	200


WLAN_SUS_CLK Update






PEGATRON		Title : LED	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW RDC-HW2-HW RD Dept.		Engineer: Johnson Huang	
Size A4	Project Name FX505DU Tuesday, March 12, 2019	56	72 1.0
Date:		Sheet	of

V²/R
0402 = 1/16W = 62.5mW
0603 = 1/10W = 100mW
0805 = 1/8W = 125mW
1206 = 1/4W = 250mW




Battery Conn.




ABBA assign: 1217-01UG0AS(1217-017L000), doesn't include 1217-01EG000 (the same pool)

AC in Conn.



FX505DD/DT N17P/N18P Adaptor: 120W (6.32A)
FX505DU N18E-G0 Adaptor: 180W (9.23A)

Hall sensor




EC side PU



PCIEG => From CPU
PCIEB : to CPU

PCIEG_TXP[0..7]
PCIEG_TXN[0..7]



note : GPU Cap size
22uF 0603
10uF 0402
4.7uF 0402
1uF 0201

PEX_DVDD/PEX_CVDD coupling :
 $1\mu F \times 8 + 4.7\mu F \times 3 + 10\mu F \times 3 + 22\mu F \times 2$

PLACE between the PS and GPU

Place under GPU

PEX_HVDD/PEX_PLL_HVDD coupling :
 $1\mu F \times 6 + 4.7\mu F \times 3 + 10\mu F \times 3 + 22\mu F \times 2$

PLACE between the PS and GPU


Place under GPU

NVLink

- ▶ N18E GPU does not support NVLink and SLI.
- ▶ Pull down NVHS_DVDD, NVHS_CVDD, NVHS_HVDD, and NVHS_PLL_HVDD rails to GND with 10 K resistor
- ▶ Do not use any decoupling or filtering capacitor for NVHS_DVDD, NVHS_CVDD, NVHS_HVDD, or NVHS_PLL_HVDD rails
- ▶ Leave NVHS_TERMPP, EXT_REFCLK_SLI, NVHS_REFCLK, NVHS_TX, and NVHS_RX signals floating (NC).

DG-08780-001_v03 p38
NVHS_DVDD, NVHS_HVDD, NVHS_PLL_HVDD can be pull to GND using 10K ohm,
if no application

Check it can be removed or not







Table 11.3 RAMCFG

Strap Pins	See Note	RAMCFG Setting Number
STRAP2	STRAP1	STRAP0
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L

Table 11.3 RAMCFG

Strap Pins	See Note	RAMCFG Setting Number
STRAP2	STRAP1	STRAP0
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L

Table 11.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins	See Note	Functions Selected by This Strapping
STRAP2	STRAP1	STRAP0
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L








Table 11.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins	See Note	Functions Selected by This Strapping
STRAP2	STRAP1	STRAP0
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L


Table 11.4 FS_OVERT* Strap Enablement

Strap Pins	See Note	FS_OVERT* Function
ROM_SEL	ROM_SI	ROM_SCLX
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L
L	L	L


NV power sequence



Frame Buffer Partitions A/B/C/D



0.9VS POWER SUPPLY



$V_{out} = 0.8 \cdot (1 + 8.06K/62K) = 0.904V$
 $V_{Ref} = 0.8V \pm 1\%$

<Variant Name>

PEGATRON Title : +0.9VS

PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: Wayne_Sung

Size Custom	Project Name FX505AN	Rev
----------------	-------------------------	-----


Date: Tuesday, March 12, 2019 Sheet 82 of 97

Date: Tuesday, March 12, 2019 Sheet 82 of 97

Date: Tuesday, March 12, 2019 Sheet 82 of 97

Date: Tuesday, March 12, 2019 Sheet 82 of 97

DDR & VTT POWER SUPPLY



<Variant Name>

PEGATRON Title : POWER_DDR & VTT
PEGATRON PROPRIETARY AND CONFIDENTIAL


CONFIDENTIAL

Engineer: Wayne_Sung


Size Custom	Project Name FX505AN	Rev 1.0
Date: Tuesday, March 12, 2019	Sheet 83 of 97	

Date: Tuesday, March 12, 2019 Sheet 83 of 97


1.8VSUS POWER SUPPLY



2.5VO POWER SUPPLY




0.9VSUS POWER SUPPLY




<Variant Name>

PEGATRON		Title : POWER_0.9VSUS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer: Wayne Sung			
Size Custom	Project Name FX505AN		Rev 1.0
Date:	Tuesday, March 12, 2019	Sheet	85 of 97

BATTERY CHARGER



Charger Vendor	TI
Charger P/N	BQ24780SRGRR
Support Hybrid Boost?	YES
Adapter capacity	150W
Active/Release Point (Hybrid Boost)	Active - 144.45W Release - 126.9W
Enable condition Disable condition	RSOC>40% RSOC<30%


[illegible]

	PSI Voltage Settings
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V


(2 Phase)
TDC :35A
Frequency :305KHz
PWR Cap. :940uF
EE Cap. :139.5uF
Total Cap. :1079.5uF
ESR :3mOHM

EDP=47A
OCP=62A
TDC=35A


LOAD SWITCH





DSC_VGA_PWR POWER



SUSB#_PWR POWER Control




SUSC#_PWR POWER Control




DSC_VGA_PWR POWER Control




POWER GOOD DETECTOR




FOR POWER TEST





+AC_BAT_SYS	+AC_BAT_SYS	45,80,81,82,83,88,89
+BAT_CON	+BAT_CON	60,88
+RTC_POWER	+RTC_POWER	81
+5VA	+5VA	56,66,81
+3VA	+3VA	11,28,30,56,57,60,66,81,88
+5VO	+5VO	81,83,85,89,91
+3VO	+3VO	81,84,85,89,91
+2.5VO	+2.5VO	83
+1.8VO	+1.8VO	84,85,91
+1.8VO_VGA	+1.8VO_VGA	83
+1.2VO	+1.2VO	83
+0.9VO	+0.9VO	83
+0.9VSUS_VO	+0.9VSUS_VO	83
+0.6VO	+0.6VO	83
+12VSUS	+12VSUS	81,91
+5VSUS	+5VSUS	52,66,81
+3VSUS	+3VSUS	8,9,11,12,28,30,31,36,51,81,92
+1.8VSUS	+1.8VSUS	9,11,28,80,84,89
+0.9VSUS	+0.9VSUS	83
+12VS	+12VS	28,31,48,91
+5VS	+5VS	30,31,36,48,50,51,56,57,61,80,91
+3VS	+3VS	8,9,10,11,12,16,17,28,30,31,36,37,40,45,48,50,51,53,56,57,61,62,64,66,91,92
+1.8VS	+1.8VS	8,9,11,28,31,44,48,57,80,89,91
+0.6VS	+0.6VS	16,17,57,83
+3V	+3V	31,44,57,64,66,91
+1.2V	+1.2V	7,11,16,17,57,83
+2P5VPP	+2P5VPP	83
+1.8VS_VGA	+1.8VS_VGA	83
+1.35VS_VGA	+1.35VS_VGA	83
+VDDCI_VGA	+VDDCI_VGA	11,80,89
+VDDC_VGA	+VDDC_VGA	11,80,89
+VDDCR_CPU_SOC	+VDDCR_CPU_SOC	11,80
+VDDCR_CPU	+VDDCR_CPU	11,80




+PEX_VDD POWER SUPPLY



PEGATRON		Title :	+PEX_VDD
PEGATRON PROPRIETARY AND CONFIDENTIAL		Engineer:	Wayne Sung
Size	Project Name	FX505AN	
Date:	Tuesday, March 12, 2019	Sheet	96 of 97



	UPI	ONSEMI
R9730 R9732	487 ohm	649 ohm
R9725 R9726	215 ohm	287 ohm
R9735	324K ohm	243K ohm



UPI & ONSEMI colay

Table 13. Power Monitoring with OnSemi OVR-M

	Component Values					
GPU TGP	R954, R924	R977, R923	R950	R953, R952	C841, C836	
150W+	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF	
115W to 130W	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF	
100W to 110W	649 Ω	221 Ω	243 kΩ	75 kΩ	1.0 nF	
75W to 90W	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF	
70W or lower	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF	

Table 14. Power Monitoring with UPI OVR-M

	Component Values					
GPU TGP	R954, R924	R977, R923	R950	R953, R952	C841, C836	
150W+	487 Ω	127 Ω	324 kΩ	75 kΩ	1.0 nF	
115W to 130W	487 Ω	143 Ω	324 kΩ	75 kΩ	1.0 nF	
100W to 110W	487 Ω	165 Ω	324 kΩ	75 kΩ	1.0 nF	
75W to 90W	487 Ω	215 Ω	324 kΩ	75 kΩ	1.0 nF	
70W or lower	487 Ω	357 Ω	324 kΩ	75 kΩ	1.0 nF	

